-
🔭 I’m currently working on Smart Traffic Light System ASIC
-
🌱 I’m currently learning Digital Design, Digital Verification, DS & Algo
-
📄 Know about my experiences My Resume
Highlights
- Pro
Pinned Loading
-
RISC-VI-Processor-Verilog
RISC-VI-Processor-Verilog PublicThis project includes my implementation of the RISC-V processor architecure using Verilog, it supports number of insturctions from various types like I-type, R-type, J-type, S-type, B-type
Verilog 2
-
-
IEEE-Digital-IC-Design
IEEE-Digital-IC-Design PublicThis repo is for my IEEE ASU Student Branch Digital IC Design workshop, an introduction to digital design using Verilog, this is a documentation of my tasks.
-
IEEE-Tech-Hands-on
IEEE-Tech-Hands-on PublicMy hands on assignments for my IEEE IT position in IEEE ASU student branch, Checkout the latest task: https://dopebiscuit.github.io/IEEE-Tech-Hands-on
HTML
-
dizzydroid/ASU_JuniorProject
dizzydroid/ASU_JuniorProject PublicByteWise: A Java-based educational platform for the CSE231s course, connecting students and instructors.
Java 3
-
If the problem persists, check the GitHub status page or contact support.