Skip to content

Issues: NYU-Processor-Design/nyu-core

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

50 Open 27 Closed
50 Open 27 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

(Docs): Fix Hex Formatting in Module related Docs enhancement New feature or request
#168 opened Apr 4, 2024 by ShinyMiraidon
@gil92723
Connection Module: Branching Control needs to be connected Modules that are part of a higher level connection module and need to be interfaced or connected
#134 opened Nov 29, 2023 by ShinyMiraidon
Task: Confirm full ISA functionality todo Task needs to be started
#130 opened Nov 21, 2023 by ShinyMiraidon
Task: Connect Caches to AMBA for memory access todo Task needs to be started
#129 opened Nov 21, 2023 by ShinyMiraidon
Connection Module: MEM needs to be implemented Module that needs to be implemented
#124 opened Nov 20, 2023 by ShinyMiraidon
1
Connection Module: EX needs to be connected Modules that are part of a higher level connection module and need to be interfaced or connected
#123 opened Nov 20, 2023 by ShinyMiraidon
Connection Module: ID needs to be implemented Module that needs to be implemented
#122 opened Nov 20, 2023 by ShinyMiraidon
Connection Module: IF needs to be outlined Module that needs to be outlined
#121 opened Nov 20, 2023 by ShinyMiraidon
2
Interface: Flush Bus on hold Items whose development is on hold
#103 opened Oct 18, 2023 by ShinyMiraidon
Task: Figure out cache clock timing todo Task needs to be started
#97 opened Oct 16, 2023 by ShinyMiraidon
1
Connection Module: Data Cache needs to be implemented Module that needs to be implemented
#95 opened Oct 16, 2023 by ShinyMiraidon
1
Connection Module: Instruction Cache needs to be outlined Module that needs to be outlined
#94 opened Oct 16, 2023 by ShinyMiraidon
@jamesjin0516 @xingzhi0420 @hg2622
1
Interface: Instruction Cache Bus on hold Items whose development is on hold
#93 opened Oct 16, 2023 by ShinyMiraidon
Interface: Source Register Data on hold Items whose development is on hold
#92 opened Oct 16, 2023 by ShinyMiraidon
Interface: Source Register Numbers on hold Items whose development is on hold
#91 opened Oct 16, 2023 by ShinyMiraidon
Interface: Destination Register Info on hold Items whose development is on hold
#90 opened Oct 16, 2023 by ShinyMiraidon
Interface: ALU Operands on hold Items whose development is on hold
#88 opened Oct 13, 2023 by ShinyMiraidon
Task: Implement all connection modules in progress Task is being worked on
#80 opened Oct 5, 2023 by ShinyMiraidon
Task: Implement all interfaces on hold Items whose development is on hold
#79 opened Oct 5, 2023 by ShinyMiraidon
Task: Implement all modules in progress Task is being worked on
#78 opened Oct 5, 2023 by ShinyMiraidon
Task: Finalize Cache Designs in progress Task is being worked on
#77 opened Oct 5, 2023 by ShinyMiraidon
Task: Outline all connection modules in progress Task is being worked on
#76 opened Oct 5, 2023 by ShinyMiraidon
Task: Outline all interfaces on hold Items whose development is on hold
#75 opened Oct 5, 2023 by ShinyMiraidon
Task: Outline all modules in progress Task is being worked on
#74 opened Oct 5, 2023 by ShinyMiraidon
Task: Create issues for every interface on hold Items whose development is on hold
#72 opened Oct 5, 2023 by ShinyMiraidon
ProTip! Find all open issues with in progress development work with linked:pr.