Skip to content
View Pavan-Kendaganna-Swamy's full-sized avatar

Block or report Pavan-Kendaganna-Swamy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Pavan-Kendaganna-Swamy/README.md
  • 👋 Hi, I’m @Pavan-Kendaganna-Swamy
  • 👀 I’m Master's Degree Graduate in Electrical Engineering with a specialization in VLSI from ASU. I’m looking to collaborate on RTL coding and coding skills required for VLSI Engineer
  • 📫 You can reach me at pkendaga@asu.edu

Popular repositories Loading

  1. Pavan-Kendaganna-Swamy Pavan-Kendaganna-Swamy Public

    Config files for my GitHub profile.

  2. Basics Basics Public

    Python

  3. 3StagePipeline 3StagePipeline Public

    This Repo is to demonstrate RTL to GDSII design implementation

    Verilog