Skip to content
CI

[ipgen,otp_ctrl] Change otp_ctrl to ipgen #4280

Sign in to view logs

[ipgen,otp_ctrl] Change otp_ctrl to ipgen

[ipgen,otp_ctrl] Change otp_ctrl to ipgen #4280

Triggered via pull request January 10, 2025 18:39
@matutemmatutem
synchronize #25503
matutem:otp_utils
Status Cancelled
Total duration 2h 17m 43s
Artifacts 4

ci.yml

on: pull_request
Lint (quick)
4m 13s
Lint (quick)
Earl Grey for CW310 Hyperdebug  /  Build bitstream
0s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW340  /  Build bitstream
0s
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310  /  Build bitstream
0s
Earl Grey for CW310 / Build bitstream
Lint (slow)
7m 10s
Lint (slow)
Build documentation
5m 27s
Build documentation
Airgapped build
8m 31s
Airgapped build
Verible lint
1m 2s
Verible lint
Run OTBN smoke Test
2m 49s
Run OTBN smoke Test
Run OTBN crypto tests
23m 31s
Run OTBN crypto tests
Verilated English Breakfast
8m 32s
Verilated English Breakfast
Verilated Earl Grey
4m 6s
Verilated Earl Grey
CW305's Bitstream
24m 44s
CW305's Bitstream
Build Docker Containers
2m 26s
Build Docker Containers
Build and test software
19m 55s
Build and test software
CW310 Manufacturing Tests  /  FPGA test
CW310 Manufacturing Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
CW310 SiVal Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
CW340 Manufacturing Tests / FPGA test
CW340 ROM Tests  /  FPGA test
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
CW340 SiVal Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
CW340 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
CW310 ROM Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
CW310 Test ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
0s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

15 errors
Verible lint
Process completed with exit code 1.
Verilated Earl Grey
Process completed with exit code 1.
Lint (slow)
Auto-generated top and cmdgen not up-to-date. Regenerate with 'make -k -C hw top_and_cmdgen'.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
Earl Grey for CW310 / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25503/merge' exists
Earl Grey for CW310 Hyperdebug / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25503/merge' exists
Earl Grey for CW340 / Build bitstream
Canceling since a higher priority waiting request for 'CI-refs/pull/25503/merge' exists

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
sw_build_test-test-results
72.6 KB
verilated_englishbreakfast
6.98 MB
verilator_earlgrey-test-results
201 Bytes