Layout of 4bit Ripple Carry Adder formed using CMOS logic in gpdk180nm technology node done in Cadence Virtuoso with no DRC and LVS errors.
-
Updated
Aug 7, 2024
Layout of 4bit Ripple Carry Adder formed using CMOS logic in gpdk180nm technology node done in Cadence Virtuoso with no DRC and LVS errors.
Add a description, image, and links to the gpdk180nm topic page so that developers can more easily learn about it.
To associate your repository with the gpdk180nm topic, visit your repo's landing page and select "manage topics."